COMPUTER SYSTEMS

LECTURE 5 - PIPELINING
II
(BRANCHES,

EXCEPTIONS)

Time = Instructions Cycles Time Program * Instruction* Cycle Cycl

Pipelining increases clock frequency, while growing CPI more slowly, hence giving greater performance

- Pipelining of instructions is complicated by HAZARDS:
 - Structural hazards (two instructions want same hardware resource)
 - Data hazards (earlier instruction produces value needed by later instruction)
 - Control hazards (instruction changes control flow, e.g., branches or exceptions)
- Techniques to handle hazards:
 - 1) Interlock (hold newer instruction until older instructions drain out of pipeline and write back results)
 - 2) Bypass (transfer value from older instruction to newer instruction as soon as available somewhere in machine)
 - 3) Speculate (guess effect of earlier instruction)

CONTROL HAZARDS

What do we need to calculate next PC?

- For Jumps
 - Opcode, PC and offset
- For Jump Register
 - Opcode, Register value, and PC
- For Conditional Branches
 - Opcode, Register (for condition), PC and offset
- For all other instructions
 - Opcode and PC (and have to know it's not one of above)

PC CALCULATION BUBBLES


- ⇒ pipeline bubble

SPECULAIE NEXI ADDRESS ISPC+4 Add bubble -0x4 I_1 Jump? addr inst Inst 104 I_2 Memory

 $\begin{array}{ll} I_1 & 096 \text{ADD} \\ I_2 & 100 \text{J} \ 304 \\ I_3 & 104 \text{ADD} & \textit{kill} \\ I_4 & 304 \text{ADD} \end{array}$

A jump instruction kills (not stalls) the following instruction

How?




100J 304 kill 104ADD **304ADD**

J, JAL \Rightarrow bubble \Rightarrow IM

JUMP PIPELI DE DATE DE LA SEXTE DEL SEXTE DEL SEXTE DE LA SEXTE DE

- ⇒ pipeline bubble

PIPELLNING CONDITIONAL



```
I₁ 096 ADD
```

100 BEQ x1,x2 +200


I₃ 104 ADD

I₄ 300 ADD

Branch condition is not known until the execute stage

what action should be taken in the decode stage?

PIPELLUING CONDITIONAL




- I₁ 096 ADD
- I_2 100 BEQ x1,x2 +200
- I₃ 104 ADD
- I₄ 300 ADD

If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid ⇒ stall signal is not valid

PIPELINING CONDITIONAL



I₁. 096 ADD

_{2:} 100 BEQ x1,x2 +200

I_{3:} 104 ADD

I_{4:} 300 ADD

If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid ⇒ stall signal is not valid

BRANCH PIPELINE DIAGRAMS 1 t2 t3 t4 t5

- ⇒ pipeline bubble

t6

t7

REG AGAINST ZERO) WITH COMPARE IN DECODE

EXPOSE CONTROL

HAhanget Re is a semantics of the the interpretable follows a jump or branch is always executed

 gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.

```
I_1 096ADD

I_2 100BEQZ r1, +200 Delay slot instruction

I_3 104ADD \leftarrow executed regardless of

I_4 300ADD branch outcome
```

BRANCH PIPELINE DIAGRAMS

 (I_4) 300: ADD $IF_4 ID_4 EX_4 MA_4 WB_4$

POST-1990 RISC ISAS DON'T HAVE DELAY SLOTS

- Encodes microarchitectural detail into ISA
 - C.f. IBM 650 drum layout
- Performance issues
 - E.g., I-cache miss on delay slot causes machine to wait, even if delay slot is a NOP
- Complicates more advanced microarchitectures
 - 30-stage pipeline with four-instruction-per-cycle issue
- Better branch prediction reduced need

INSTRUCTION MAY NOT BE DISPATCHED

- Full bypassing may be too expensive to implement used paths Care provided
 - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two-cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined load delay slots, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II (pipeline interlocks added in hardware)
 - MIPS: "Microprocessor without Interlocked Pipeline Stages"
- Conditional branches may cause bubbles
 - kill following instruction(s) if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler. NOPs increase instructions/program!

RISC-VBRANCHES AND Each instruction fetch depends on one or two pieces of

Information from the preceding instruction:

Is the preceding instruction a taken branch?

2) If so, what is the target address?

Instruction

JR

B<cond.>

Taken known? Target known?

After Inst. Decode

After Inst. Decode


After Inst. Decode

After Reg. Fetch

After Execute

After Inst. Decode

BRANIC-Rinstruction Foton Dipeline Stages No Director insurpresentation of the Stages No Director in the Stages No Directo



REDUCING CONTROL FLOW PENALTY

- Software solutions
 - Eliminate branches loop unrolling
 - Increases the run length
 - Reduce resolution time instruction scheduling
 - Compute the branch condition as early as possible (of limited value because branches often in critical path through code)
- Hardware solutions
 - Find something else to do delay slots
 - Replaces pipeline bubbles with useful work (requires software cooperation)
 - Speculate branch prediction
 - Speculative execution of instructions beyond the branch

Motivation: BRA Branch perfalties that performance of legy pelined processors

Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

Required hardware support:


Prediction structures:

Branch history tables, branch target buffers, etc.

Mispredict recovery mechanisms:

- Keep result computation separate from commit
- Kill instructions following branch in pipeline
- Restore state to that following branch

STATIC BRANCH PREPLICATION STATIC BRANCH PROBABILITY a branch's taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110

bne0 (preferred taken) beq0 (not taken)

ISA can allow arbitrary choice of statically predicted direction, e.g., HP PA-RISC, Intel IA-64 typically reported as ~80% accurate

DYNAMIC BRANCH PREDICTION LEARNING BASED ON PAST

BENDERAL OF Ration


 The way a branch resolves may be a good predictor of the way it will resolve at the next execution

Spatial correlation

 Several branches may resolve in a highly correlated manner (a preferred path of execution)


BRANCH PREDICTION BITS

- Assume 2 BP bits per instruction
- Change the prediction after two consecutive mistakes!



BP state:

(predict take/¬take) x (last prediction right/wrong)




4K-entry BHT, 2 bits/entry, ~80-90% correct predictions

EXPLOITING SPATIAL if (*[i] C7) then YEH AND PATT, 1992 if (x[i] < 5) then c -= 4;

If first condition false, second condition also false


History register, H, records the direction of the last N branches executed by the processor



SPECULATING BOTH An alternative to branch prediction is to DIR execute to the rections of a branch speculatively

- resource requirement is proportional to the number of concurrent speculative executions
- only half the resources engage in useful work when both directions of a branch are executed speculatively
- branch prediction takes less resources than speculative execution of both paths
- With accurate branch prediction, it is more cost effective to dedicate all resources to the predicted direction!

Unly predicts branch drection. The efore-cannet redirect fetch stream until after branch target is determined.



UltraSPARC-III fetch pipeline


BRANCH TARGET predicted BPb target Branch Target **IMEM** Buffer (2^k entries) PC target BP

BP bits are stored with the predicted target address.

IF stage: If (BP=taken) then nPC=target else nPC=PC+4
Later: check prediction, if wrong then kill the instruction and update BTB & BPb else update BPb

ADDRESS COLLISIONS

Assume a 128-entry BTB



236

132 Jump +104

1028 Add

Instruction Memory

What will be fetched after the instruction at 1028?

BTB prediction =

Correct target = 1032


kill PC=236 and fetch PC=1032

Is this a common occurrence? Can we avoid these bubbles?

BTB IS BING PORUCE OF MITTOR OF TORONG THO MISP Instructions only

Do not update it for other instructions

- For all other instructions the next PC is PC+4!
- How to achieve this effect without decoding the instruction?




- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only taken branches and jumps held in BTB
- Next PC determined before branch fetched and decoded

COMBINING BTB AND

BITT entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)

BHT can hold many more entries and is more accurate



BTB/BHT only updated after branch resolves in E stage

USES OF JUMP REGISTER (JR)

BTB works well if same case used repeatedly

Switch statements (jump to address of matching case)

BTB works well if same function usually called, (e.g., in

• Dynamic function call)

BTB works well if usually return to the same place


• Subroutine retulten (jump function ucal led of ress) many distinct call sites!

How well does BTB work for each of these cases?

SUBROUTINE RETURN STACK


Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

```
fa() { fb(); }
fb() { fc(); }
fc() { fd(); }
```



INTERRUPTS:

ALTERING THE NORMAL FLOW OF CONTROL



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.


CAUSES OF INTERRUPTS Interrupt: an event that requests the attention of the processor

- Asynchronous: an external event
 - input/output device service-request
 - timer expiration
 - power disruptions, hardware failure
- Synchronous: an *internal event* (a.k.a. traps or exceptions)
 - undefined opcode, privileged instruction
 - arithmetic overflow, FPU exception
 - misaligned memory access
 - virtual memory exceptions: page faults,
 TLB misses, protection violations
 - system calls, e.g., jumps into kernel

HISTORY OF EXCEPTION HATISTS With exceptions was Univac-I,

- Arithmetic overflow would either
 - 1. trigger the execution a two-instruction fix-up routine at address 0, or
 - 2. at the programmer's option, cause the computer to stop
- Later Univac 1103, 1955, modified to add external interrupts
 - Used to gather real-time wind tunnel data
- First system with I/O interrupts was DYSEAC, 1954
 - Had two program counters, and I/O signal caused switch between two PCs
 - Also, first system with DMA (direct memory)allowss by the man) device)

DYSEAC FIRST MORIIF COMPI



• Built for US Army Signal Corps

ASYNCHRONOUS

In Post requests attention by asserting one of the prioritized interrupt request lines INVOKING THE INTERRUPT HANDLER


- When the processor decides to process the interrupt
 - It stops the current program at instruction I_i , completing all the instructions up to I_{i-1} (precise interrupt)
 - It saves the PC of instruction I_i in a special register (EPC)
 - It disables interrupts and transfers control to a designated interrupt handler running in the kernel mode

INTERRUPT HANDLER

- Saves EPC before enabling interrupts to allow nested interrupts ⇒
 - need an instruction to move EPC into GPRs
 - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a status register that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (*return-from-exception*) which
 - enables interrupts
 - restores the processor to the user mode
 - restores hardware status and control state


SYNCHRONOUS Interrupt (exception) is caused by a particular instruction

- In general, the instruction cannot be completed and needs to be restarted after the exception has been handled
 - requires undoing the effect of one or more partially executed instructions
- In the case of a system call trap, the instruction is considered to have been completed
 - a special jump instruction involving a change to privileged kernel mode



- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?

EXCEPTION HANDLING PSINSTAGE



EXCEPTION HANDLING 5-STAGE PIPELINE

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions for a given instruction
- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

SPECULATING ON

Exception mechanism
Exception a division sis very accurate!

- Check prediction mechanism
 - Exceptions detected at end of instruction execution pipeline, special hardware for various exception types
- Recovery mechanism
 - Only write architectural state at commit point, so can throw away partially executed instructions after exception
 - Launch exception handler after flushing pipeline
- Bypassing allows use of uncommitted instruction results by following instructions

EXCEPTION PIPELINE DIAGRAM

```
time
                                                               t5
                           t0
                                          t2 t3 t4
                                                                      t6 t7 ....
(I_1) 096: ADD
                           \mathsf{IF}_1
                                  ID_1 EX_1 MA_1 \rightarrow -
                                                                      overflow!
                                  IF<sub>2</sub> ID<sub>2</sub> EX<sub>2</sub>
(I_2) 100: XOR
(I<sub>3</sub>) 104: SUB
                                          IF<sub>3</sub>
(I<sub>4</sub>) 108: ADD
(I_5) Exc. Handler code
                                                        IF<sub>5</sub> ID<sub>5</sub> EX<sub>5</sub> MA<sub>5</sub> WB<sub>5</sub>
                            time
                                         t2 t3 t4 t5 t6 t7
                            t0
                     ID
Resource
                     EX
Usage
                     MA
                     WB
```

ACKNOWLEDGEMENTS

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252