ARCHITECTURE OF

COMPUTER SYSTEMS LECTURE 10 -COMPLEX PIPELINES. OUT-OF-ORDER ISSUE, REGISTER RENAMING

LAST TIME IN LECTURE 9

- Modern page-based virtual memory systems provide:
 - Translation, Protection, Virtual memory.
- Translation and protection information stored in page tables, held in main memory
- Translation and protection information cached in "translation-lookaside buffer" (TLB) to provide single-cycle translation+protection check in common case
- Virtual memory interacts with cache design
 - Physical cache tags require address translation before tag lookup, or use untranslated offset bits to index cache.
 - Virtual tags do not require translation before cache hit/miss determination, but need to be flushed or extended with ASID to cope with context swaps. Also, must deal with virtual address aliases (usually by disallowing copies in cache).


COMPLEX PIPELINING: MOTIVATION

Pipelining becomes complex when we want high performance in the presence of:

- Long latency or partially pipelined floating-point units
- Memory systems with variable access time
- Multiple arithmetic and memory units

FLOATING-POINT UNIT (FPU)

- Much more hardware than an integer unit
 - Single-cycle FPU is a bad idea why?
- Common to have several FPU's
- Common to have different types of FPU's: Fadd, Fmul, Fdiv, ...
- An FPU may be pipelined, partially pipelined or not pipelined
- To operate several FPU's concurrently the FP register file needs to have more read and write ports



Functional units have internal pipeline registers

- ⇒ operands are latched when an instruction enters a functional unit
- ⇒ following instructions are able to write register file during a long-latency operation

FLOnteraction between Thating Apoint datapath and integer datapath is determined by ISA

- RISC-V ISA
 - separate register files for FP and Integer instructions
 - the only interaction is via a set of move/convert instructions (some ISA's don't even permit this)
 - separate load/store for FPR's and GPR's but both use GPR's for address calculation
 - FP compares write integer registers, then use integer branch

REALISTIC MEMORY SYSTEMS

Common approaches to improving memory performance:

- Caches single cycle except in case of a miss
 □□□stall
- Banked memory multiple memory accesses
 bank conflicts
- split-phase memory operations (separate memory request from response), many in flight


မြဲချီမျှော်တို့ of access to the main memory is usually much greater than one cycle and often unpredictable


Solving this problem is a central issue in computer architecture


PIPELINE CONTROL • Structural conflicts at the execution stage if some FPU or memory unit is not

- Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle
- Structural conflicts at the write-back stage due to variable latencies of different functional units

• Out-of-order write hazards due to variable latencies of different functional







I YPES OF DAIA HAZARDS consider executing a sequence of

r_k ???r_i op r_j type of instructions Data-dependence

$$r_3 ext{ ? } r_1 ext{ op } r_2 ext{ Read-after-Write}$$

 $r_5 ext{ ? } r_3 ext{ op } r_4 ext{ (RAW) hazard}$

Anti-dependence

$$r_3 ext{ ? } r_1 ext{ op } r_2 ext{ Write-after-Read}$$

 $r_1 ext{ ? } r_4 ext{ op } r_5 ext{ (WAR) hazard}$

Output-dependence

$$r_3 ext{ ? } r_1 ext{ op } r_2 ext{ Write-after-Write}$$

 $r_3 ext{ ? } r_6 ext{ op } r_7 ext{ (WAW) hazard}$

REGISTER VS. MEMORY DEPENDENCE


Data hazards due to register operands can be determined at the decode stage, but data hazards due to memory operands can be determined only after computing the effective address

Store: $M[r1 + disp1] \square r2$

Load: $r3 \square M[r4 + disp2]$


Does (r1 + disp1) = (r4 + disp2)?

DATA HAZAKDS. AN EXAMPLE




RAW Hazards WAR Hazards WAW Hazards

INSTRUCTION SCHEDUING



Valid orderings:

in-order I_1 I_2 I_3 I_4 I_5 I_6 out-of-order I_2 I_1 I_3 I_4 I_5 I_6 out-of-order I_1 I_2 I_3 I_5 I_4 I_6



OUT-OF-ORDER Latency COMPIEDTI 6, fNf4 4


IN-ORDER ISSUED f2, 45(x3) 1

```
I<sub>3</sub> FMULT.Df0, f2, f4 3
```

```
I_{\Delta} FDIV.D f8, f6, f2 4
```

in-order comp 1 2 <u>1 2</u> 3 4 <u>3</u> 5 <u>4</u> 6 <u>5</u> <u>6</u>

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$



WHEN IS IT SAFE TO ISSUE Suppose a data structure keeps track of all the functional units

The following checks need to be made before the Issue stage can dispatch an instruction

- Is the required function unit available?
- Is the input data available? □□□ RAW?
- Is it safe to write the destination? □□□WAR?□ WAW?
- Is there a structural conflict at the WB stage?

A DATA STRUCTURE FOR CORRECT ISSUES

KEEPS TRACK OF THE STATUS OF FUNCTIONAL UNITS

Name	Busy	φρ Dest Src1 Src2	
Int			
Mem			
Add1			
Add2			
Add3			
Mult1			
Mult2			
Div			

The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination

WAW? search the dest column for i's destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back

STRUCTURE ASSUMING IN-ORDER

Suppose the instruction is not dispatched by the Issue stage if a RAW hazard exists or the required FU is busy, and that operands are latched by functional unit on issue:

Can the dispatched instruction cause a

WAR hazard?

NO: Operands read at issue

WAW hazard?

YES: Out-of-order completion

SIMPLIFYING THE DATA STRUCTURE ...

- No WAR hazard

 □□ no need to keep src1 and src2
- The Issue stage does not dispatch an instruction in
- case of a WAW hazard
 a register name can occur at most once in the dest column
- WP[reg#]: a bit-vector to record the registers for which writes are pending
 - These bits are set by the Issue stage and cleared by the WB stage
 ☐ Each pipeline stage in the FU's must carry the dest field and a flag to indicate if it is valid "the (we, ws) pair"

SCORED COARD Indicate R availability. ORD En Spils Schaumedto FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? *cannot arise*

WAW? WP[dest]

SCOREBOARD DYNAMICS

	I T							isters Reserved			
	Int(1)	Add(1)	ΙM	ult	(3))	Di۱	/(4)	WB	for Writes
t0	I_1		f6					f6			
t1	I_2 f2			f6				f6	, f2		
t2			f	6		f2		f6	, f2		<u>I</u> ₂
t3	I_3	f0				f6			f	5, f0	
t4		f0				f6		f6	, fC		<u>I</u> ₁
t5	$I_{\mathcal{A}}$		f	D f	3				f	0, f8	
t6		f	8			f0		f0	, f8		<u>I</u> ₃
t7	I_5	f10			f8			f8	, f1	0	
t8			f8	f1	0	f	8,	f10		\underline{I}_5	
t9				f	3	f	8		<u>I</u>	4	
t10	I_6	f6						f6			
t11						f6		f6		<u>I</u> 6	

```
I_1 FDIV.D f6, f6, f4

I_2 FLD f2, 45(x3)

I_3 FMULT.D f0, f2, f4


I_4 FDIV.D f8, f6, f2

I_5 FSUB.D f10,f0, f6


I_6 FADD.D f6, f8, f2
```

IN-ORDER 155UE LIMITATIONS: AN EXAMPLE

- 1 FLD f2, 34(x2)
- 2 FLD f4, 45(x3) long
- 3 FMULT.Df6, f4, f2 3
- 4 FSUB.D f8, f2, f2 1
- 5 FDIV.D f4, f2, f8 4
- 6 FADD.D f10, f6, f4 1



In-order issue restriction prevents instruction 4 from being dispatched




- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
 - Note: WAR possible again because issue is out-of-order (WAR not possible with in-order issue and latching of input operands at functional unit)
- Any instruction in buffer whose RAW hazards are satisfied can be issued (for now at most one dispatch per cycle). On a write back (WB), new instructions may get enabled.

ORDER AND OUT-OF-

1 FOR IS 1 latency 1

- 2 FLD f4, 45(x3) long
- 3 FMULT.Df6, f4, f2 3
- 4 FSUB.D f8, f2, f2 1
- 5 FDIV.D f4, f2, f8 4
- 6 FADD.D f10, f6, f4 1



```
In-order: 1(2,\underline{1}) . . . . . . \underline{2} 3 4 \underline{4} \underline{3} 5 . . . \underline{5} 6 \underline{6}
Out-of-order: 1(2,\underline{1}) 4 \underline{4} . . . . \underline{2} 3 . . \underline{3} 5 . . . \underline{5} 6 \underline{6}
```

Out-of-order execution did not allow any significant improvement!

INSTRUCTIONS CAN BE IN THE PIPELINE?

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

Out-of-order dispatch by itself does not provide any significant performance improvement!

LACK OF REGISTER NAMES

Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 floating-point registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?

Robert Tomasulo of IBM suggested an ingenious solution in 1967 using on-the-fly register renaming

ORDER AND OUT-OF-

1 FIDE TO THE latency 1


- 2 FLD f4, 45(x3) long
- 3 FMULT.Df6, f4, f2 3
- 4 FSUB.D f8, f2, f2 1
- 5 FDIV.D **f4'**, f2, f8 4
- 6 FADD.D f10, f6, **f4'** 1

In-order: $1(2,\underline{1}) \dots \underline{2} 3 4 \underline{4} \underline{3} 5 \dots \underline{5} 6 \underline{6}$


Out-of-order: 1(2,1) 4 4 5 . . . 2(3,5) 3 6 6

Any antidependence can be eliminated by renaming. (renaming 22 additional storage)

Can it be done in hardware? yes!




REGISTER RENAMING



 Decode does register renaming and adds instructions to the issue-stage instruction reorder buffer (ROB)


☐ renaming makes WAR or WAW hazards impossible

- Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
 - ☐ Out-of-order or dataflow execution



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also associates tag with register in regfile
- When an instruction completes, its tag is deallocated

KEUKDEK BUFFEK



ROB managed circularly

- "exec" bit is set when instruction begins execution
- When an instruction completes its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

Instruction slot is candidate for execution when:

- It holds a valid instruction ("use" bit is set)
- It has not already started execution ("exec" bit is clear)
- Both operands are available (p1 and p2 are set)

KENAMING Q UUI-UI-

ORDER ISSUE

AN EXAMPLE TIME TABLE


Reorder buffer

2 1.C V	12 12 11 11		_
		p	data
	f1		
1	f2		∀ 1
v1	f3		
	f3 f4		tt25
	f5		
	f6		t3
	f7		
	f8		₹ 4
		d	ata / t _i -

Ins#	use	exec	c op	p 1	src1	p2	2 src2
1	Q	0	LD				
2	10	0	LD				
3	1	0	MUL	0	₹2	1	v1
4	10	0	SUB	1	v1	1	v1
5	1	0	DIV	1	v1	0	t ⁄4

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10	, f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes



EFFECTIVENESS?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until mid-Nineties.

Why?

Reasons

- 1. Effective on a very small class of programs
- 2. Memory latency a much bigger problem
- 3. Exceptions not precise!

One more problem needed to be solved *Control transfers*

ACKNOWLEDGEMENTS

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252