### Architecture of Computer Systems

Lecture 1 - Introduction

#### **Application**

### What is Computer Architecture?



Gap too large to bridge in one step

(but there are exceptions, e.g. magnetic compass)

**Physics** 

In its broadest definition, computer architecture is the *design of* the abstraction layers that allow us to implement information processing applications efficiently using available manufacturing technologies.

### Abstraction Layers in Modern Systems



**Application** 

Algorithm

**Programming Language** 

Operating System/Virtual Machines

Instruction Set Architecture (ISA)


Microarchitecture

Gates/Register-Transfer Level (RTL)

Circuits

Devices

**Physics** 




development

technologies
make new
applications
possible

Compatibility


Cost of software development makes compatibility a major force in market

Computing Devices Then...




Computing Devices Now ensor Nets ames Set-top boxes Media Laptops **Players** Routers Robots Automobiles upercomputers

### Uniprocessor Performance



• RISC + x86: 52%/year 1986 to 2002

• RISC + x86: ??%/year 2002 to present





# The End of the Uniprocessor Era

Single biggest change in the history of computing systems

### ACS Executive Summary

What you'll understand and experiment with in ACS





Plus, the technology behind chip-scale multiprocessors (CMPs) and graphics processing units (GPUs)

### ACS Administrivia

Lectures: 20%

Section: 40% - late for one week 1/3 of total mark.

IWS: 40% - CPC 1

Text: Computer Architecture: A Quantitative Approach,

Hennessey and Patterson, 5<sup>th</sup> Edition (2012)

Readings assigned from this edition, some readings available in older editions –see web page.

### ACS Structure and Syllabus

### Five modules

- 1. Simple machine design (ISAs, microprogramming, unpipelined machines, Iron Law, simple pipelines)
- 2. Memory hierarchy (DRAM, caches, optimizations) plus virtual memory systems, exceptions, interrupts
- 3. Complex pipelining (score-boarding, out-of-order issue)
- 4. Explicitly parallel processors (vector machines, VLIW machines, multithreaded machines)
- 5. Multiprocessor architectures (memory models, cache coherence, synchronization)

# Computer Architecture: A Little History

Throughout the course we'll use a historical narrative to help understand why certain ideas arose

Why worry about old ideas?

- Helps to illustrate the design process, and explains why certain decisions were taken
- Because future technologies might be as constrained as older ones
- Those who ignore history are doomed to repeat it
  - Every mistake made in mainframe design was also made in minicomputers, then microcomputers, where next?

Charles Babbage 1791-1871

Lucasian Professor of Mathematics, Cambridge University, 1827-1839



### Charles Babbage

- Difference Engine 1823
- Analytic Engine 1833
  - The forerunner of modern digital computer!

#### **Application**

- Mathematical Tables Astronomy
- Nautical Tables Navy

#### Background

- Any continuous function can be approximated by a polynomial -
  - -- Weierstrass

#### Technology

mechanical - gears, Jacquard's loom, simple calculators

Weierstrass:

# \* Any continuous function carte approximated by a polygoniane

Any polynomial can be computed from difference tables at tables

#### An example

$$f(n) = n^2 + n + 41$$
  
 $d1(n) = f(n) - f(n-1) = 2n$   
 $d2(n) = d1(n) - d1(n-1) = 2$ 

$$f(n) = f(n-1) + d1(n) = f(n-1) + (d1(n-1) + 2)$$

#### all you need is an adder!

n	0	1	2	3	4
d2(n)			2	2	2
d1(n)		2 -	4 -	6	8
f(n)	41 -	43	47 -	<b>53</b>	<b>6</b> 1

#### 1823

· Babbage's paper spirite erence

#### 1834


 The paper is read by Scheutz & his son in Sweden

#### 1842

 Babbage gives up the idea of building it; he is onto Analytic Engine!

#### 1855

- Scheutz displays his machine at the Paris World Fare
- Can compute any 6th degree polynomial
- Speed: 33 to 44 32-digit numbers per minute!



# 1833: Babbage's paper was published notine conceived during a hiatus in the development of the difference engine

#### Inspiration: Jacquard Looms

- looms were controlled by punched cards
  - The set of cards with fixed punched holes dictated the pattern of weave ⇒ *program*
  - The same set of cards could be used with different colored threads  $\Rightarrow$  numbers

#### 1871: Babbage dies


The machine remains unrealized.

It is not clear if the analytic engine could be built using the mechanical technology of the time

### Analytic Engine

The first conception of a general-purpose computer

- 1. The *store* in which all variables to be operated upon, as well as all those quantities which have arisen from the results of the operations are placed.
- 2. The *mill* into which the quantities about to be operated upon are always brought.



An operation in the *mill* required feeding two punched cards and producing a new punched card for the *store*.

An operation to alter the sequence was also provided!

### The first programmer

Ada

1815-52




Ada's tutor was Babbage himself!

### Babbage's Influence

- Babbage's ideas had great influence later primarily because of
  - Luigi Menabrea, who published notes of Babbage's lectures in Italy
  - Lady Lovelace, who translated Menabrea's notes in English and thoroughly expanded them.

"... Analytic Engine weaves algebraic patterns...."

- In the early twentieth century the focus shifted to analog computers but
  - Harvard Mark I built in 1944 is very close in spirit to the Analytic Engine.



# Line

#### 1930's:

- Atanasoff built the Linear Equation Solver.
- It had 300 tubes!
- Special-purpose binary digital calculator
- Dynamic RAM (stored values on refreshed capacitors)

#### Application:

Linear and Integral differential equations

#### Background:

• Vannevar Bush's Differential Analyzer
--- an analog computer

#### Technology:

Tubes and Electromechanical relays


Atanasoff decided that the correct mode of computation was using electronic binary digits.

- Instire to Cata Month and Recatant Breat and Maurate Giffact and built ENIAC (1943-45) at the University of Pennsylvania
- The first, campled Cleans up that on a Feneral purpose analytical calculator!
  - 30 tons, 72 square meters, 200KW
- Performance
  - Read in 120 cards per minute
  - Addition took 200 μs, Division 6 ms
  - 1000 times faster than Mark I
- Not very reliable!

Application: Ballistic calculations

angle = f (location, tail wind, cross wind, air density, temperature, weight of shell, propellant charge, ...)

WW-2 Effort



- Electronic Discrete Variable Automatic
  - Sequences of Instruction Sequences of Instru
  - Human intervention required to take instructions "out of order"
- Eckert, Mauchly, John von Neumann and others designed EDVAC (1944) to solve this problem
  - Solution was the *stored program computer* 
    - ⇒ "program can be manipulated as data"
- First Draft of a report on EDVAC was published in 1945, but just had von Neumann's signature!
  - In 1973 the court of Minneapolis attributed the honor of *inventing the computer* to John Atanasoff

# Stored Program Computers

### How to control instruction sequencing?

manual control

calculators

automatic control

external (paper tape)

Harvard Mark I, 1944

Zuse's Z1, WW2

internal

plug board

ENIAC 1946

read-only memory

ENIAC 1948

read-write memory

EDVAC 1947 (concept)

• The same storage can be used to store program and data

### Technology Issues

ENIAC Property EDVAC

18,000 tubes 4,000 tubes

20 10-digit numbers 2000 word storage

mercury delay lines

ENIAC had many asynchronous parallel units but only one was active at a time

BINAC: Two processors that checked each other for reliability.

Didn't work well because processors never agreed

### Dominant Problem: Reliability

### Mean time between failures (MTBF)

MIT's Whirlwind with an MTBF of 20 min. was perhaps the most reliable machine!

### Reasons for unreliability:

- 1. Vacuum Tubes
- 2. Storage medium acoustic delay lines mercury delay lines Williams tubes Selections

Reliability solved by invention of Core memory by

J. Forrester 1954 at MIT for Whirlwind project

# Commercial Activity: 1948-52

IBM's SSEC (follow on from Harvard Mark I)

Selective Sequence Electronic Calculator

- 150 word store.
- Instructions, constraints, and tables of data were read from paper tapes.
- 66 Tape reading stations!
- Tapes could be glued together to form a loop!
- Data could be output in one phase of computation and read in the next phase of computation.

### And then there was IBM



IBM 701 -- 30 machines were sold in 1953-54 used CRTs as main memory, 72 tubes of 32x32b each

IBM 650 -- a cheaper, drum based machine, more than 120 were sold in 1954 and there were orders for 750 more!


Users stopped building their own machines.

Why was IBM late getting into computer technology?

### IBM was making too much money!

Even without computers, IBM revenues were doubling every 4 to 5 years in 40's and 50's.

- Hardware was expensive
- Stores were small putters in mid 50's
  - ⇒ No resident system software!
- Memory access time was 10 to 50 times slower than the processor cycle
  - ⇒ Instruction execution time was totally dominated by the *memory reference* time.
- The *ability to design complex control circuits* to execute an instruction was the central design concern as opposed to *the speed* of decoding or an ALU operation
- Programmer's view of the machine was inseparable from the actual hardware implementation



### Programmer's view of the IBM 650

A drum machine with 44 instructions

Instruction: 60 1234 1009

• "Load the contents of location 1234 into the *distribution*; put it also into the *upper accumulator*; set *lower accumulator* to zero; and then go to location 1009 for the next instruction."

Good programmers optimized the placement of instructions on the drum to reduce latency!



# The Earliest Instruction Sets Single Accumulator - A carry-over from the calculators.

LOAD STORE	X X	AC ? M[x] M[x] ? (AC)
ADD SUB	X X	AC (AC) + M[x]
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		AC ② 2 × (AC)
JUMP JGE	X X	PC 2 x if (AC) 3 0 then PC 2 x
LOAD ADR STORE ADR	X X	AC 2 Extract address field(M[x])

### Programming:

# Single Accumulator Machine

$$C_i \leftarrow A_i + B_i, 1 \le i \le n$$

Α

В LOOP LOAD N JGE DONE ONE ADD STORE F1 LOAD F2 ADD F3 STORE N -n LOOP JUMP ONE DONE HLT code

How to modify the addresses A, B and C?

# Self-Modifying Code

DONE

LOOP	LOAD JGE	N DONE	$C_i \leftarrow A_i + B_i,  1 \le i \le n$	
	ADD	ONE		
F1 F2 F3	STORE LOAD ADD STORE	N A B C	Each iteration involves total book- keeping	
	LOAD ADR ADD	F1 ONE	instruction fetches 17 14	
modify the program for the next	STORE ADR LOAD ADR ADD	F1 F2 ONE	operand fetches 10 8	
iteration	STORE ADR LOAD ADR	F2 F3	stores 5 4	
	ADD STORE ADR	ONE F3		
	JUMP	LOOP		36

### Index Registers

Tom Kilburn, Manchester University, mid 50's

#### One or more specialized registers to simplify address calculation

#### Modify existing instructions

$$X, IX$$
  $AC \leftarrow M[X + (IX)]$ 

x, IX 
$$AC \leftarrow (AC) + M[x + (IX)]$$

#### Add new instructions to manipulate index registers

x, IX if (IX)=0 then 
$$PC \leftarrow x$$

else 
$$IX \leftarrow (IX) + 1$$

LOADi 
$$x$$
, IX  $IX \leftarrow M[x]$  (truncated to fit IX)

Index registers have accumulator-like characteristics

## Using Index Registers

$$C_i \leftarrow A_i + B_i, 1 \le i \le n$$

LOOP	LOADi -n, IX JZi DONE, IX	Α	•
	LOAD LASTA, IX ADD LASTB, IX STORE LASTC, IX JUMP LOOP	LASTA	•
DONE	HALT		

- Program does not modify itself
- Efficiency has improved dramatically (ops / iter)

with index regs without index regs instruction fetch 5(2) 17(14) operand fetch 2 10(8) store 1 5(4)

• Costs: Instructions are 1 to 2 bits longer Index registers with ALU-like circuitry

38

## Operations on Index Registers

To increment index register by k

$$AC \leftarrow (IX)$$
 new instruction  $AC \leftarrow (AC) + k$   $IX \leftarrow (AC)$  new instruction

also the AC must be saved and restored.

It may be better to increment IX directly INCi k, IX  $IX \leftarrow (IX) + k$ 

More instructions to manipulate index register STOREi x, IX  $M[x] \leftarrow (IX)$  (extended to fit a word)

...

IX begins to look like an accumulator

⇒ several index registers several accumulators

39

## Evolution of Addressing Modes

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

3. Indirection

LOAD

4. Multiple accumulators, index registers, indirection

LOAD R, IX, x

LOAD R, IX, (x) the meaning? or

 $R \leftarrow M[M[x] + (IX)]$ 

or  $R \leftarrow M[M[x + (IX)]]$ 

5. Indirect through registers

LOAD  $R_{I}$ ,  $(R_{J})$ 

6. The works

LOAD

 $R_I, R_I, (R_K)$   $R_I = index, R_K = base addr$ 

### Variety of Instruction Formats

- One address formats: Accumulator machines
  - Accumulator is always other source and destination operand
- Two address formats: the destination is same as one of the operand sources

$$\begin{array}{ll} (\text{Reg} \times \text{Reg}) \ \text{to} \ \text{Reg} & \qquad & R_{\text{I}} \leftarrow (R_{\text{I}}) \ + (R_{\text{J}}) \\ (\text{Reg} \times \text{Mem}) \ \text{to} \ \text{Reg} & \qquad & R_{\text{I}} \leftarrow (R_{\text{I}}) \ + M[x] \\ \end{array}$$


- x can be specified directly or via a register
- effective address calculation for x could include indexing, indirection, ...
- Three address formats: One destination and up to two operand sources per instruction

(Reg x Reg) to Reg 
$$R_I \leftarrow (R_J) + (R_K)$$
  
(Reg x Mem) to Reg  $R_I \leftarrow (R_J) + M[x]$ 

#### Zero Address Formats

Operands on a stack

• Stack can be in registers or in memory (usually top of stack cached in registers)




### Burrough's B5000 Stack Architecture:

An ALGOL Machine, Robert Barton, 1960

- Machine implementation can be completely hidden if the programmer is provided only a high-level language interface.
- Stack machine organization because stacks are convenient for:
  - 1. expression evaluation;
  - 2. subroutine calls, recursion, nested interrupts;
  - 3. accessing variables in block-structured languages.
- B6700, a later model, had many more innovative features
  - tagged data
  - virtual memory
  - multiple processors and memories

### Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$




Reverse Polish

b \* c a


**Evaluation Stack** 

### Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Reverse Polish



**Evaluation Stack** 

## Hardware organization of the stack

Stack is part of the processor state

 $\square \square \Rightarrow$  stack must be bounded and small

≈ number of Registers,

not the size of main memory

Conceptually stack is unbounded

⇒□□□ a part of the stack is included in the processor state; the rest is kept in the main memory

### Stack Operations and

### Implicit Memory References

• Suppose the top 2 elements of the stack are kept in registers and the rest is kept in the memory.

```
Each push operation \Rightarrow 1 memory reference pop operation \Rightarrow 1 memory reference No Good!
```

• Better performance by keeping the top N elements in registers, and memory references are made only when register stack overflows or underflows.

Issue - when to Load/Unload registers?

### Stack Size and Memory References

#### a b c \* + a d c \* + e - /

program push a	stack (size = 2)	memory refs	
push b	R0 R1	<del>a</del> b	
push c	R0 R1 R2	c, ss(a)	
*	R0 R1	sf(a)	
+	R0		
push a	R0 R1	a	
push d	R0 R1 R2	d, ss(a+b*c)	
push c	R0 R1 R2 R3	c, ss(a)	
*	R0 R1 R2	sf(a)	
+	R0 R1	sf(a+b*c)	
push e	R0 R1 R2	e,ss(a+b*c)	
_	R0 R1	sf(a+b*c)	
/	R0		48

### Stack Size and Expression Evaluation

a b c \* + a d c \* + e - /

```
stack (size = 4)
                     program
                     <del>push a     </del>
                                     R0
                     push b
                                    R0 R1
                                     R0 R1 R2
                     push c -
a and c are
                                     R0 R1
"loaded" twice
                                     R0
                     +
                                     R0 R1
                     push a
not the best
                     push d
                                     R0 R1 R2
use of registers!
                     push c —
                                    R0 R1 R2 R3
                                    R0 R1 R2
                                    R0 R1
                     push e
                                    R0 R1 R2
                                     R0 R1
                                     R<sub>0</sub>
```

## Register Usage in a GPR Machine

	Load	R0	a
	Load	R1	С
<b>D</b>	Load	R2	b
Reuse R2	Mul	R2	R1
ΚZ	Add	R2	R0
Reuse	Load	R3	d
R3	Mul	R3	R1
	Add	R3	R0
Reuse	Load	R0	е
R0	Sub	R3	R0
	Div	R2	R3

More control over register usage since registers can be named explicitly

Load Ri m
Load Ri (Rj)
Load Ri (Rj) (Rk)


 $\Rightarrow$ 

- eliminates unnecessary Loads and Stores
- fewer Registers

but instructions may be longer!

#### Stack Machines: Essential features

- In addition to push, pop, + etc., the instruction set must provide the capability to
  - refer to any element in the data area
  - jump to any instruction in the code area
  - move any element in the stack frame to the top



- 1. Steach where the state of Pish own the adalization and from the presence of fast registers and not the way they are used.
- 2. "Surfacing" of data in stack which are "profitable" is approximately 50% because of constants and common subexpressions.
- 3. Advantage of instruction density because of implicit addresses is equaled if short addresses to specify registers are allowed.
- 4. Management of finite depth stack causes complexity.
- 5. Recursive subroutine advantage can be realized only with the help of an independent stack for addressing.
- 6. Fitting variable-length fields into fixed-width word is awkward.

## Stack Machines (Mostly) Died by 1980

- 1. Stack programs are not smaller if short (Register) addresses are permitted.
- 2. Modern compilers can manage fast register space better than the stack discipline.

GPR's and caches are better than stack and displays

Early language-directed architectures often did not take into account the role of compilers!

B5000, B6700, HP 3000, ICL 2900, Symbolics 3600

Some would claim that an echo of this mistake is visible in the SPARC architecture register windows - more later...

### Stacks post-1980

- Inmos Transputers (1985-2000)
  - Designed to support many parallel processes in Occam language
  - Fixed-height stack design simplified implementation
  - Stack trashed on context swap (fast context switches)
  - Inmos T800 was world's fastest microprocessor in late 80's
- Forth machines
  - Direct support for Forth execution in small embedded real-time environments
  - Several manufacturers (Rockwell, Patriot Scientific)
- Java Virtual Machine
  - Designed for software emulation, not direct hardware execution
  - Sun PicoJava implementation + others
- Intel x87 floating-point unit
  - Severely broken stack model for FP arithmetic
  - Deprecated in Pentium-4, replaced with SSE2 FP registers

### Software Developments

#### up to 1955 Libraries of numerical routines

- Floating point operations
- Transcendental functions
- Matrix manipulation, equation solvers, . . .

#### 1955-60 High level Languages - Fortran 1956 Operating Systems -

- Assemblers, Loaders, Linkers, Compilers
- Accounting programs to keep track of usage and charges

#### Machines required experienced operators

- ⇒ Most users could not be expected to understand these programs, much less write them
- ⇒ Machines had to be sold with a lot of resident software

### Compatibility Problem at IBM

By early 60's, IBM had 4 incompatible lines of computers!

```
701 → 7094
650 → 7074
702 → 7080
1401 → \square 7010
```

#### Each system had its own

- Instruction set
- I/O system and Secondary Storage: magnetic tapes, drums and disks
- assemblers, compilers, libraries,...
- market niche business, scientific, real time, ...

### IBM 360: Design Premises

Amdahl, Blaauw and Brooks, 1964

- The design must lend itself to growth and successor machines
- General method for connecting I/O devices
- Total performance answers per month rather than bits per microsecond ⇒ *programming aids*
- Machine must be capable of *supervising itself* without manual intervention
- Built-in hardware fault checking and locating aids to reduce down time
- Simple to assemble systems with redundant I/O devices, memories etc. for *fault tolerance*
- Some problems required floating-point larger than 36 bits

# IBM 360: A General-Purpose Register (GPR)

- 16 General-Purpose 32-bit Registaine
  - may be used as index and base register
  - Register 0 has some special properties
- 4 Floating Point 64-bit Registers
- A Program Status Word (PSW)
  - PC, Condition codes, Control flags
- A 32-bit machine with 24-bit addresses
  - But no instruction contains a 24-bit address!
- Data Formats
  - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words The IBM 360 is why bytes are 8-bits long today!

### IBM 360: Initial Implementations

Model 30 ... Model 70

*Storage* 8K - 64 KB 256K - 512 KB

Datapath 8-bit 64-bit

Circuit Delay 30 nsec/level 5 nsec/level

Local Store Main Store Transistor Registers


Control Store Read only 12sec Conventional circuits

IBM 360 instruction set architecture (ISA) completely hid the underlying technological differences between various models.

Milestone: The first true ISA designed as portable hardwaresoftware interface!

### IBM 360: 47 years later...

### The zSeries z11 Microprocessor



[IBM, HotChips, 2010]

- 5.2 GHz in IBM 45nm PD-SOI CMOS technology
- 1.4 billion transistors in 512 mm<sup>2</sup>
- 64-bit virtual addressing
  - original S/360 was 24-bit, and S/370 was 31-bit extension
- Quad-core design
- Three-issue out-of-order superscalar pipeline
- Out-of-order memory accesses
- Redundant datapaths
  - every instruction performed in two parallel datapaths and results compared
- 64KB L1 I-cache, 128KB L1 D-cache on-chip
- 1.5MB private L2 unified cache per core, on-chip
- On-Chip 24MB eDRAM L3 cache
- Scales to 96-core multiprocessor with 768MB of shared L4 eDRAM

# And in conclusion ... • Computer Architecture >> ISAs and RTL

- ACS is about interaction of hardware and software, and design of appropriate abstraction layers
- Computer architecture is shaped by technology and applications
  - History provides lessons for the future
- Computer Science at the crossroads from sequential to parallel computing
  - Salvation requires innovation in many fields, including computer architecture

## Acknowledgements

- These slides contain material developed and copyright by:
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
  - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252